



:

Application of:

Group Art Unit: 2827

Michael Farmwald, et al.

Examiner: Tan Nguyen

Appln. No.: 10/716,595

: Confirmation No.: 7213

- Filed: November 20, 2003

Customer No.: 21967

For: MEMORY DEVICE AND METHOD FOR

OPERATING SAME

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the duty under 37 C.F.R. § 1.56 of each individual associated with the filing and prosecution of the above-identified patent application (hereinafter, "associated individuals") to disclose all information known to individual to be material to patentability, Applicants hereby submit attached Form PTO-1449 (modified) listing cited references. This submission is made in accordance with 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609.

Please note that the vast majority of the cited references were recently identified by parties contesting the validity of U.S. patents related to above-identified patent application in two separate proceedings before the U.S. District Court for the

U.S. Patent Application No.: 10/716,595 Attorney Docket No.: 57941.000062 Client Reference No.: RA001.2003.1.C.US

Northern District of California, namely Rambus Inc. v. Samsung Electronics Co., Ltd. et al. (Case No. C 05-02298 RMW) and Hynix Semiconductor Inc. et al. v. Rambus Inc. (Case No. CV 00-20905 RMW). To avoid overburdening the Examiner as much as possible, Applicants have checked to make sure that the cited references have not been previously cited in the above-identified patent application.

The cited references, while believed to be of relevance, are not necessarily considered to teach or suggest any aspect of the invention described and claimed in the aboveidentified patent application. Applicants hereby expressly reserve the right to swear behind the effective dates of any of Applicants further reserve the right to the cited references. question the relevance, materiality, and/or prior art status of the cited references in whole, in part, or combination, subsequent to the filing of this information disclosure statement. This information disclosure statement is also not to be construed as a representation that a search has, or has not, been conducted or that no better art exists. Rather, this information disclosure statement discloses only the references of which the associated individuals are aware.

The Examiner is respectfully requested to consider each of the cited references, to indicate such consideration by

U.S. Patent Application No.: 10/716,595
Attorney Docket No.: 57941.000062
Client Reference No.: RA001.2003.1.C.US

initialing in the space provided next to each cited reference on the enclosed Form PTO-1449 (modified), to sign the initialed Form PTO-1449 (modified), and to return a copy of the same with the next communication to the Applicants.

In accordance with 37 C.F.R. § 1.98(a), only copies of the cited references which are not U.S. patents or U.S. patent application publications are being submitted herewith. However, copies of the cited references which are U.S. patents or U.S. patent application publications will be submitted at the request of the Examiner. In considering these cited references, it may be noted by the Examiner that certain of the references may contain markings, underlinings, and/or other notations. These markings, underlinings, and/or other notations are not to be construed as drawing the Examiner's attention either to selected parts or away from other parts of these cited references. Any such markings were either present on the copies of these cited references when obtained by the associated individuals, or were made thereon during the study of these cited references by the associated individuals.

In accordance with 37 C.F.R. § 1.97(b), this information disclosure statement is being filed (i) within three months of the filing date of the above-identified patent application; (ii) within three months of the date upon which the above-identified

U.S. Patent Application No.: 10/716,595 Attorney Docket No.: 57941.000062 Client Reference No.: RA001.2003.1.C.US

patent application entered the national stage as set forth in 37 C.F.R. § 1.491; (iii) before the mailing date of a first Office Action on the merits for the above-identified patent application; or (iv) before the mailing date of a first Office Action after the filing of a request for continued examination under 37 C.F.R. § 1.114. Accordingly, no statement or fee is required.

Please charge any shortage in fees due in connection with the filing of this communication to Deposit Account No. 50-0206, and please credit any excess fees to such deposit account.

Respectfully submitted,

Hunton & Williams LLP

Thomas E. Anderson

Registration No. 37,063

TEA/asc

Hunton & Williams LLP
1900 K Street, N.W.

Washington, D.C. 20006-1109

Telephone: (202) 955-1500 Facsimile: (202) 778-2201

Date: June 29, 2006

PTO/SB/08A (08/03) (modified)
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

			0,01, 0,01,	
Substitute fo	or form 1449A/PTO		Application Number	10/716,595
INEO	DMATION	NECL OSLIDE	Filing Date	November 20, 2003
CTA	RIVIATION D	ISCLOSURE	First Named Inventor	Michael Farmwald
SIA	I EIVIEIV I BY	APPLICANT	Art Unit	2827
(4	use as many sheets	as necessary	Examiner Name	Tan Nguyen
Sheet	1 of 18	12,34	Attorney Docket Number	57941.000062

		T		I.S. PAIENI DO	TUMENIS	T
*Examiner	Cite No.	l.	OCUMENT NUMBER er - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	1.	US-	3,633,166	01-04-1972	Picard	
-	2.	US-	3,740,723	06-19-1973	Beausoleil, et al.	
	3.	US-	3,758,761	09-11-1973	Henrion	
	4.	US-	3,882,470	05-06-1975	Hunter	
	5.	US-	3,924,241	12-02-1975	Kronies	
	6.	US-	3,972,028	07-27-1976	Weber, et al.	
,	7.	US-	3,975,714	08-17-1976	Weber, et al.	
	8.	US-	3,983,537	09-28-1976	Parsons, et al.	
	9.	US-	4,007,452	02-08-1977	Hoff, Jr.	
	10.	US-	4,038,648	07-26-1977	Chesley	
	11.	US-	4,047,246	09-06-1977	Kerllenevich, et al.	
	12.	US-	4,048,673	09-13-1977	Hendrie, et al.	
	13.	US-	4,191,996	03-04-1980	Chesley	
	14.	US-	4,231,104	10-28-1980	St. Clair	
	15.	US-	4,234,934	11-18-1980	Thorsrud	
	16.	US-	4,249,247	02-03-1981	Patel	
	17.	US-	4,263,650	04-21-1981	Bennett, et al.	
	18.	US-	4,286,321	08-25-1981	Baker, et al.	
_	19.	US-	4,306,298	12-15-1981	McElroy	
	20.	US-	4,322,635	03-30-1982	Redwine	
	21.	US-	4,333,142	06-01-1982	Chesley	
	22.	US-	4,337,523	06-29-1982	Hotta, et al.	
	23.	US-	4,354,258	10-12-1982	Sato	
EXAMI	INER SIG	GNATUF	RE	-	DATE CONSIDERED	

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Substitute for form 1449A/PTO Application Number 10/716,595 Filing Date November 20, 2003 INFORMATION DISCLOSURE First Named Inventor Michael Farmwald STATEMENT BY APPLICANT Art Unit 2827 (use as many sheets as necessary) Examiner Name Tan Nguyen Sheet 2 of 18 Attorney Docket Number 57941.000062 **U.S. PATENT DOCUMENTS** Pages, Columns, Lines. \*Examiner DOCUMENT NUMBER **Publication Date** Name of Patentee or Where Relevant Passages or Initials No. Number - Kind Code (if known) MM-DD-YYYY Applicant of Cited Document Relevant Figures Appear 24. US-4,355,376 10-19-1982 Gould 25. Means, et al. US-02-08-1983 4,373,183 26. US-03-01-1983 Schmidt 4,375,665 27. US-05-24-1983 Hansen, et al. 4,385,350 28. US-Milligan, et al. 4,435,762 03-06-1984 29. US-04-17-1984 McElroy 4,443,864 US-Kung, et al. 30. 4,449,207 05-15-1984 31. US-4,466,127 08-14-1984 Ohgishi, et al. 08-28-1984 32. US-Hansen, et al. 4,468,738 33. US-4,470,114 09-04-1984 Gerhold 34. US-4,481,625 11-06-1984 Roberts, et al. 35. US-4,481,647 11-06-1984 Gombert, et al.

41. US-04-23-1985 Hooks, Jr. 4,513,374 42. US-Bahr, et al. 4,528,661 07-09-1985 43. US-4,566,098 01-21-1986 Gammage, et al. 44. US-01-21-1986 Magerl 4,566,099 45. US-4,571,672 02-18-1986 Hatada, et al. 46. US-07-18-1989 Yoshimoto 4,849,937

11-13-1984

12-11-1984

01-15-1985

02-19-1985

04-23-1985

**EXAMINER SIGNATURE** 

US-

US-

US-

US-

US-

4,482,999

4,488,218

4,494,186

4,500,905

4,513,370

36.

37.

38.

39.

40.

DATE CONSIDERED

Janson, et al.

Goss, et al.

Grimes

Shibata

Ziu, et al.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Substitute for form 1449A/PTO		Application Number	10/716,595
INFORMATION DISCLOSURE	Filing Date	November 20, 2003	
		First Named Inventor	Michael Farmwald
	STATEMENT BY APPLICAN (use as many sheets as necessary)	Art Unit	2827
	(use as many sneets as necessary)	Examiner Name	Tan Nguyen
Sheet	3 of 18	Attorney Docket Number	57941.000062

Sheet		3 of 18			Attorney	Docket Number	57941.00	0062
			<u> </u>	J.S. PAT	ENT DO	CUMENTS		
*Examiner	Cite No.	<b>B</b> )	DOCUMENT NUMBER Publicati Number - Kind Code (if known) MM-DD					Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	47.	US-	4,586,167	04-29-19	986	Fujishima, et al.		
	48.	US-	4,589,108	05-13-19	986	Billy		
	49.	US-	4,595,923	06-17-19	986	McFarland, Jr.		
	50.	US-	4,608,700	08-26-19	986	Kirtley, Jr., et al.		
	51.	US-	4,616,268	10-07-19	86	Shida		
	52.	US-	4,625,307	11-25-19	986	Tulpule, et al.		
	53.	US-	4,633,735	01-06-19	87	Sakurai, et al.		
	54.	US-	4,635,192	01-06-19	87	Ceccon, et al.		
	55.	US-	4,636,986	01-13-19	987	Pinkham	_	
	56.	US-	4,646,270	02-24-19	87	Voss		
	57.	US-	4,649,516	03-10-19	987	Chung, et al.		
	58.	US-	4,654,655	03-31-19	987	Kowalski		
	59.	US-	4,656,605	04-07-19	987	Clayton		
	60.	US-	4,660,141	04-21-19	987	Ceccon, et al.	_	
	61.	US-	4,672,470	06-09-19	987	Morimoto, et al.		
	62.	US-	4,675,813	06-23-19	987	Locke		
	63.	US-	4,706,166	11-10-19	87	Go		
	64.	US-	4,719,505	01-12-19	88	Katznelson		
	65.	US-	4,719,602	01-12-19	88	Hag, et al.		
	66.	US-	4,719,627	01-12-19	88	Peterson, et al.		
	67.	US-	4,745,548	05-17-19	188	Blahut		
	68.	US-	4,748,617	05-31-19	88	Drewlo		
	69.	US-	4,750,839	06-14-19	88	Wang, et al.		
EXAMI	NER	SIGNATUR	RE			DATE CONSIDER	ED	

Substitute	for form 1449A/PTO	Application Number	10/716,595
INIE	ORMATION DISCLOSURE	Filing Date	November 20, 2003
		First Named Inventor	Michael Farmwald
	TEMENT BY APPLICANT (use as many sheets as necessary)	Art Unit	2827
ı	(use as many sneets as necessary)	Examiner Name	Tan Nguyen
Sheet	4 of 18	Attorney Docket Number	57941.000062

## **U.S. PATENT DOCUMENTS** Pages, Columns, Lines, DOCUMENT NUMBER Cite Where Relevant Passages or Name of Patentee or **Publication Date** Initials No. Number - Kind Code (if known) MM-DD-YYYY Applicant of Cited Document Relevant Figures Appear 70. US-08-02-1988 4,761,799 Arragon Go 71. US-08-16-1988 4,764,846 72. Walter US-4,770,640 09-13-1988 73. US-4,775,931 10-04-1988 Dickie, et al. 74. US-4,779,089 10-18-1988 Theus 75. US-4,785,396 11-15-1988 Murphy, et al. 76. US-02-07-1989 Kelly 4,803,621 77. US-4,818,985 04-04-1989 Ikeda 78. US-4,825,416 04-25-1989 Tam, et al. 79. US-05-16-1989 Yamaguchi 4,831,338 US-Collins, et al. 80. 4,835,674 05-30-1989 US-Culler 81. 4,837,682 06-06-1989 US-Chomel, et al. 82. 07-18-1989 4,849,965 4,853,896 83. US-08-01-1989 Yamaguchi 84. US-08-15-1989 Puerzer, et al. 4,858,112 85. US-4,862,158 08-29-1989 Keller, et al. US-Aria, et al. 86. 4,870,622 09-26-1989 87. US-4,870,652 09-26-1989 Thornton 88. US-4,875,192 10-17-1989 Matsumoto US-Miura, et al. 89. 4,882,669 11-21-1989 90. US-01-02-1990 lijima 4,891,791 91. US-4,920,486 04-24-1990 Nielson 92. US-4,926,385 05-15-1990 Fujishima, et al. **EXAMINER SIGNATURE** DATE CONSIDERED

							,	
Substitu	ite for	form 1449A	VPTO `		Applicat	ion Number	10/716,5	95
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			UDE	First Named Inventor		November 20, 2003  Michael Farmwald		
(use as many sheets as necessary)					Art Unit		2827	
					Examine	er Name	Tan Ngu	yen
Sheet	Sheet 5 of 18				Attorney Docket Number		57941.00	00062
	•			I.S. PAT	ENT DO	CUMENTS	· · · · · · · · · · · · · · · · · · ·	
*Examiner Initials	Cite No.		DCUMENT NUMBER er - Kind Code (if known)	Publica	tion Date D-YYYY	Name of Paten Applicant of Cited (		Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
·	93.	US-	4,933,835	06-12-19	990	Sachs, et al.		
	94.	US-	4,937,733	06-26-19	990	Gillett, Jr., et al.		
,	95.	US-	4,939,510	07-03-19	990	Masheff, et al.		
	96.	US-	4,940,909	07-10-19	990	Mulder, et al.	-	
	97.	US-	4,945,471	07-31-19				
	98.	US-	4,945,516	07-31-19				
	99.	US-	4,947,484	08-07-19	990	Twitty, et al.		
	100.	US-	4,949,301	08-14-19	990	Joshi, et al.		
	101.	US-	4,954,992	09-04-19	990	Kumanoya, et al.		
	102.	US-	4,965,792	10-23-19	990	90 Yano		
	103.	. US-	4,975,763	12-04-19	990	Baudouin, et al.		
	104.	US-	4,982,400	01-01-19	991	Ebersole		
	105.	US-	4,998,069	03-05-19	991	Nguyen,et al.		
	106.	US-	5,009,481	04-23-19	991	Kinoshita, et al.		
	107.	US-	5,012,408	04-30-19	991	Conroy		
	108.	US-	5,023,488	06-11-19	991	Gunning		
	109.	US-	5,034,964	07-23-19	991	Khan, et al.		
	110.	US-	5,038,317	08-06-19	991	Callan, et al.		
	111.	US-	5,038,320	08-06-19	991	Heath, et al.		
	112.	US-	5,056,060	10-08-19	991	Fitch, et al.		
	113.	US-	5,063,561	11-05-19	991	Crandall, et al.		
	114.	US-	5,077,693	12-31-19	991	Hardee, et al.		
	115.	US-	4,941,128	07-10-19	990	Wada, et al.		

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

**EXAMINER SIGNATURE** 

DATE CONSIDERED

Substitute for form 1449A/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Application Number	10/716,595	
Filing Date	November 20, 2003	
First Named Inventor	Michael Farmwald	
Art Unit	2827	
Examiner Name	Tan Nguyen	
Attorney Docket Number	57941.000062	

Sheet 6 of 18

**U.S. PATENT DOCUMENTS** 

			L.	J.S. PAIENI DU	CUMENIS	
*Examiner Initials	Cite No.		OCUMENT NUMBER er - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	116.	US-	5,083,260	01-21-1992	Tsuchiya	
	117.	US-	5,083,296	01-21-1992	Hara, et al.	
	118.	US-	5,093,807	03-03-1992	Hashimoto, et al.	
	119.	US-	5,107,491	04-21-1992	Chew	
	120.	US-	5,111,423	05-05-1992	Kopec, Jr., et al.	
	121.	US-	5,111,464	05-05-1992	Farmwald, et al.	
	122.	US-	5,117,494	05-26-1992	Costes, et al.	
	123.	US-	5,121,382	06-09-1992	Yang, et al.	
	124.	US-	5,129,069	07-07-1992	Helm, et al.	
	125.	US-	5,142,376	08-25-1992	Ogura	
	126.	US-	5,175,831	12-29-1992	Kumar	
	127.	US-	5,175,835	12-29-1992	Beighe, et al.	
	128.	US-	5,179,670	01-12-1993	Farmwald, et al.	
	129.	US-	5,193,149	03-09-1993	Awiszio, et al.	
	130.	US-	5,193,193	03-09-1993	lyer	
	131.	US-	5,193,199	03-09-1993	Dalrymple, et al.	
	132.	US-	5,220,673	06-15-1993	Dalrymple, et al.	
	133.	US-	5,226,009	07-06-1993	Arimoto	
	134.	US-	5,247,518	09-21-1993	Takiyasu, et al.	
	135.	US-	5,317,723	05-31-1994	Heap, et al.	
	136.	US-	5,371,892	12-06-1994	Petersen, et al.	
<u> </u>	137.	US-	5,390,149	02-14-1995	Vogley, et al.	
	138.	US-	5,452,420	09-19-1995	Engdahl, et al.	
EXAMI	NER SIG	SNATUF	RE	I	DATE CONSIDERED	

Substitute for form 1449A/PTO		Application Number	10/716,595
INEC	RMATION DISCLOSURE	Filing Date	November 20, 2003
	TEMENT BY APPLICANT	First Named Inventor	Michael Farmwald
	I CIVICIN I DI APPLICAN I Juse as many sheets as necessary)	Art Unit	2827
· '	use as many sneets as necessary	Examiner Name	Tan Nguyen
Sheet	7 of 18	Attorney Docket Number	57941.000062

## **U.S. PATENT DOCUMENTS** Pages, Columns, Lines, DOCUMENT NUMBER Where Relevant Passages or **Publication Date** Name of Patentee or Initials No. Number - Kind Code (if known) MM-DD-YYYY Applicant of Cited Document Relevant Figures Appear 139. US-5,513,327 04-30-1996 Farmwald, et al. 140. Harada, et al. US-5,847,997 12-08-1998 141. US-02-29-2000 Farmwald, et al. 6,032,214 142. US-03-07-2000 Farmwald, et al. 6,034,918 143. US-03-14-2000 Farmwald, et al. 6,038,195 US-Pinkham 144. 4,817,058 03-28-1989 Stern, et al. 145. US-4,805,198 02-14-1989 146. US-4,535,427 08-13-1985 Jiang US-Hashimoto, et al. 147. 4,882,710 11-21-1989 US-08-13-1996 Agata, et al. 148. 5,546,346 Cameron 149. US-4,629,909 12-16-1986 150. US-08-25-1992 Harlin, et al. 5,142,637 Knoedl, Jr. US-151. 4,607,173 08-19-1986 152. US-4,445,204 04-24-1984 Nishiguchi 153. US-06-24-1986 Nishimoto, et al. 4,597,019 154. US-10-25-1983 O'Dowd 4,412,286 US-155. 4,882,712 11-21-1989 Ohno, et al. US-156. 4,628,489 10-09-1986 Ong, et al. Oschner 157. US-4,481,572 11-06-1984 158. US-5,590,086 12-31-1996 Park, et al. US-Park, et al. 159. 5,835,956 11-10-1998 160. US-4,338,569 07-06-1982 Petrich 161. US-3,967,206 06-29-1976 Roberson, et al. DATE CONSIDERED **EXAMINER SIGNATURE**

Substitute for form 1449A/PTO 10/716,595 Application Number Filing Date November 20, 2003 INFORMATION DISCLOSURE First Named Inventor Michael Farmwald STATEMENT BY APPLICANT 2827 Art Unit (use as many sheets as necessary) Examiner Name Tan Nguyen Sheet 8 of 18 Attorney Docket Number 57941.000062 **U.S. PATENT DOCUMENTS** Pages, Columns, Lines, Cite DOCUMENT NUMBER **Publication Date** Name of Patentee or Where Relevant Passages or Initials No. Number - Kind Code (if known) MM-DD-YYYY Applicant of Cited Document Relevant Figures Appear 162. US-4,520,465 05-28-1985 Sood US-09-20-1983 Stewart 163. 4,405,996 164. US-4,916,670 04-10-1990 Suzuki **EXAMINER SIGNATURE DATE CONSIDERED** 

Substitu	ite for f	form	1449/PT	ГО		A;	pplication Number	10/716,595		
1811	-01	~#	ATIC	~ DICOLO	OUDE	Fil	iling Date	November 20, 2003		
				ON DISCLOS		Fii	irst Named Inventor	Michael Farmwald		1
31				r BY APPLIC		Ar	rt Unit	2827		
	(US	e as	many s	sheets as necessal	<b>131</b> )	Ех	xaminer Name	Tan Nguyen		
Sheet		9 of	f 18			Ati	ttorney Docket Number	57941.000062		
				F	OREIGN I	PAT	TENT DOCUMENTS			
			ll e	DREIGN PATENT DOCUMENT						
*Examiner	Cite No.			y Code Number-Kind Code (if known)	Publication D MM-DD-YYY		Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	TRANSL	ATION NO
	165.		JP	S56-047996	04-30-1981	1	Yoshida			
	166.		EP	0 339 224	11-02-1989	9	Bowater, et al.			
	167.		GB	2 201 569	09-01-1988	8	Currie			
	168.	.	JP	S62-51387	03-06-1987	7	Hirahata, et al.			
	169.		JP	S63-244389	10-11-1988	3	Horiguchi			
	170.		JP	S57-210495	12-24-1982	2	Inagaki			
	171.		JP	H03-076094	04-02-1991	1_	Ishikawa			
	172.		DE	37 42 487	07-07-1988	3	Kawai, et al.			
	173.		JP	01-284132	11-15-1989	Э	Kosugi, et al.			
	174.		wo	89/06013	06-29-1989	9	Litaize, et al.			
	175.		JP	H1-271861	10-30-1989	ا ا	Shirae			
	176.		JP	J1-232597	09-18-1989	<u> </u>	Suzuki			
	177.		JP	62-51093	03-05-1987	7	Takashi, et al.			
	178.		JP	S61-220193	09-30-1986	3	Tetsuo			
	179.		EP	1 640 847	03-29-2006	3	Farmwald			
			!							
				,						
EXAMII	NER S	SIGN	IATURE	:			DATE CONSIDERED			
							citation is in conformance with s form with next communicati		ough c	itation

Substitu	te for fo	orm 1449/PTO	Application Number	10/716,595		10/716,595			
1811	50B	PARTION DISCLOSURE	Filing Date	November 20, 2003					
		MATION DISCLOSURE	First Named Inventor	Michael Farmwald					
31		EMENT BY APPLICANT	Art Unit	2827					
	(USC	e as many sheets as necessary)	Examiner Name	Tan Nguyen	Tan Nguyen				
Sheet		10 of 18	Attorney Docket Number	57941.000062					
		OTHER DOCUMENTS - NON	I-PATENT LITERATURE	DOCUMENTS					
*Examiner Initials	Cite No.	item (book, magazine, journal, serial,	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published						
	180.	"High Speed CMOS Databook", Integrated Device Technology Inc., Santa Clara, CA, pg. 9-1 to 9-14, 1988.							
	181.	A. Agarwal, et al., "An Analytical Caching. 184-215, May 1989.	e Model", ACM Trans. on Co	mp. Sys., Vol. 7, No. 2,					
	182.	A. Agarwal, et al., "An Evaluation of E Intern Symp. Comp. Architecture, pg. 28	Directory Scemes for Cache 80-289, June 1988.	Conference", IEEE, 15 <sup>th</sup>					
	183.	A. Khan, "What's the Best Way to Minin 59-67, September 1989.	nize Memory Traffic", High Pe	erformance Systems, pg.					
	184.	B. Wooley, et al., "Active Substrate S International Conference on Computer New York, October 5, 1987.							
	185.	Takai, et al., "250 Mbyte/sec Synchror 1993 Symposium on VLSI Circuits, Dige							
	186.	Beresford, "How to Tame High Spee September 1989.	ed Design", High-Performand	e Systems, pg. 78-83,					
	187.	Boysel, et al., "Four-Phase LSI Logic Phase Systems Inc. Cupertino, CA, Cor							
	188.	Boysel, et al., "Random Access MOS February 16, 1970, pg. 109-146.	Memory Packs More Bits to	the Chip", Electronics,					
	189.	D. Hawley, "Superfast Bus Support Systems, pg. 90-94, September 1989 Computer Package", IBM J. Res. Devel	9.E. Davidson, "Electrical De	esign of a High Speed					
	190.	E. Davidson, "Electrical Design of a Hig Vol. 26, No. 3, pg. 349-361, May 1982.		", IBM J. Res. Develop.,					
EXAMII	NER S	IGNATURE	DATE CONSIDERED						
		Initial if reference considered, whether or n conformance and not considered. Include			ine thro	ough			

Substitu	te for f	form 1449/PTO	Applic	cation Number	10/716,595	,		
'A!!	-05	NATION DICCLOSURE	Filing	Date	November 20, 2003			
		RMATION DISCLOSURE	First N	Named Inventor	Michael Farmwald			
31		EMENT BY APPLICANT	Art Un	nit	2827			
ı	(USC	e as many sheets as necessary)	Exami	niner Name	Tan Nguyen			
Sheet		11 of 18	Attorn	ney Docket Number	57941.000062			
		OTHER DOCUMENTS - NON	V-PATE	ENT LITERATURE	DOCUMENTS			
*Examiner	Cite	Include name of the author (in CAPITAL I	. LETTERS	S), title of the article (when ap	opropriate), title of the	TRANSL	LATION	
Initials	No.	item (book, magazine, journal, serial, number(s), publishe		ium, catalog, etc.), date, page id/or country where published		YES	NO	
	191.	F. Hart, "Multiple Chips Speed CPU S September 1989.	F. Hart, "Multiple Chips Speed CPU Subsytems", High-Performance Systems, Pg. 46-55, September 1989.					
	192.	G. Chesley, "Virtual Memory Integration	n", Subm	nitted to IEETC, Septen	nber 1983.			
	193.	G. L. Dix, et al., "Common Chips for Develop., Vol. 26, No. 4, July 1982, pg.			ontrollers", IBM J. Res.			
	194.	Grover, et al., "Precision Time-Transfe Systems", IEEE Paper 47.2 Globecom,			g Digital Crossconnect			
	195.	H. Schumacher, "CMOS Submamosec State Circuits, Vol. 25, No. 1, pg. 150-18			IEEE Journal of Solid-			
	196.	Hansen, et al., "A RISC Microprocess Computer Systems, Sunnyvale, CA, IEE			ahce Interface", MIPS			
	197.	International Search Report dated PCT/US91/0250 filed April 16, 1991.	July 8	3, 1991 for PCT Pa	atent Application No.			
	198.	J. Carson, et al., "Advanced On-Foca Mosaics", SPIE, Vol. 311, pg. 53-58, 19		e Signal Processing for	or Non-Planar Infrared			
	199.	J. Chun, et al., "A 1.2ns GaAs 4K Rea Circuit Symposium Technical Digest, pg			um Arsenide Integrated			
	200.	J. Frisone, "A Classification for Serial L Operations, November 2, 1972.	Loop Da	ata Communications Sy	rstems", Raleigh Patent			
	201.	J. Peterson, System-Level Concerns S pg. 71-77, September 1989.	Set Perfe	formance Gains", High-	·Performance Systems,			
EXAMII	NER S	SIGNATURE	1	DATE CONSIDERED				
		Initial if reference considered, whether or in conformance and not considered. Include				ine thro	ough	

Substitute for form 1449/PTO			Applicat	tion Number	10/716,595		
	-05	MATION DIOOLOGUEE	Filing D	)ate	November 20, 2003		
		RMATION DISCLOSURE	First Na	amed Inventor	Michael Farmwald		
51		EMENT BY APPLICANT	Art Unit	<u> </u>	2827		
	(use as many sheets as necessary)			ner Name	Tan Nguyen		
Sheet		12 of 18	Attorney	y Docket Number	57941.000062		
_		OTHER DOCUMENTS - NON	V-PATEN	NT LITERATURE	DOCUMENTS		
*Examiner	Cite No.	item (book, magazine, journal, serial,	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published			TRANSL	ATION NO
	202.	J. Sonntag, et al., "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", IEEE Interntaional Solid-State Circuits Conference (ISSCC), February 16, 1990.					
	203.	Knut Alnes, "Scalable Coherent Interf Conference Proceedings May 1989, pg		CIFweb.89doc52, (	To Appear in Eurobus		
	204.	Knut Alnes, "SCI: A proposal for SCI Operation", SCIJan. 6, 1989doc31, Norsk Data, Oslo, Norway, pg. 1-24, January 6, 1989.					
	205.	Dual-Port Memory and Error Checking	Bazes, et al., "A Programmable NMOS DRAM Controller for Microcomputer Systems with al-Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, I. SC-18, No. 2, pg. 164-172, April 1983.				
	206.	Moussouris, et al., "A CMOS Processor with Integrated Systems Functions", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986, pg. 126-130.					
	207.	Moussouris, J., "The Advanced Syster High-Performance Computing", Computing address at the fourth annual confer Francisco, CA (June 5)).	uter Lette	er, July 31, 1989 (an	edited excerpt from an		
	208.	N. Margulis, "Single Chip RISC CPU E Systems, pg. 34-36, 40-41, and 44, Sep			ign", High Performance		
	209.		R. L. Schmidt, "A Memory Control Chip for Formatting Data into Block Sutiable for Video Coding Applications", IEEE Transactions on Circuits and Systems, Vol. 36, No. 10, pg. 1275-1280, October 1989.				
	210.	R. Matick, "Comparison of Memory Chip Organizations vs. Reliability in Virtual Memories", FTCS 12 <sup>th</sup> Annual International Symposium Fault-Tolerent Committee, pg. 223-227, June 22, 1984.					
	211.	R. Pease, et al., "Physical Limits to the Useful Packaging Density of Electronic Systems", Standard Center for Integrated Systems, Stanford University, September 1988.					
EXAMI	NER S	BIGNATURE	D	ATE CONSIDERED			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through						ough	

Substitute for form 1449/PTO			Appli	ication Number	10/716,595				
/A//	-01	DIATION DISCLOSURE	Filing	g Date	November 20, 2003				
		RMATION DISCLOSURE   EMENT BY APPLICANT	First	Named Inventor	Michael Farmwald				
<b>3</b> 1.		EIVIEIN I DI APPLICAIN I se as many sheets as necessary	Art U	Init	2827				
	(use as many sheets as necessary)			niner Name	Tan Nguyen				
Sheet		13 of 18	Attor	ney Docket Number	57941.000062				
	OTHER DOCUMENTS - NON-PATENT LITERATURE DOCUMENTS								
*Examiner	Cite	Include name of the author (in CAPITAL				TRANSLATION			
Initials	No.	item (book, magazine, journal, serial, number(s), publishe		sium, catalog, etc.), date, page and/or country where published		YES	NO		
	212.		T. Riordan, "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, June 30, 1987,pg. 1-83.						
	213.	S. Kwon, et al., "Memory Chip Organ IBM Technical Disclosure Bulletin, Vol.							
	214.		S. Watanabe, et al., "An Experimental 16Mbit Cmos Dram Chip with a 100-MHz Serial Read/Write Mode", IEEE Journal of Solid State Circuits, Vol. 24, No. 3, pg. 763-770, June 1982.						
	215.		T. Yang, et al., "A 4-ns 4Kx1-bit Two-Port BiCMOS SRAM", IEEE Journal of Solid-State Cirucits, Vol. 23, No. 5, pg. 1030-1040, October 1988.						
	216.	European Search Report dated Apr 05026720.2 filed April 16, 1991.	European Search Report dated April 13, 2006 for European Patent Application No. 05026720.2 filed April 16, 1991.						
	217.	Kenji; Ozawa, Osamu, "A 1-Mbit CM	Saito, Shozo; Fujii, Syuso; Okoda, Yoshio; Sawada, Shizuo; Shinozaki, Satoshi; Natori, Kenji; Ozawa, Osamu, "A 1-Mbit CMOS DRAM with Fast Page Mode and Static Column Mode," IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 5 (Oct 1985), pp. 903-908.						
	218.	Takahiko; Watanabe, Shigeyoshi; Sa Yoshikawa, Susumu; Kaki, Seiji; Sai Toita, Koichi, "A 45-ns 16-Mbit DRAM	Fuji, Syuso; Ogihara, Masaki; Shimizu, Mitsuru; Yoshida, Munehiro; Numata, Kenji; Hara, Takahiko; Watanabe, Shigeyoshi; Sawada, Shizuo; Mizuno, Tomohisa; Kumagi, Junpei; Yoshikawa, Susumu; Kaki, Seiji; Saito, Yoshikazu; Aochi, Hideaki; Hamamot, Takeshi; Toita, Koichi, "A 45-ns 16-Mbit DRAM with Triple-Well Structure," IEEE Journal of Solid-State Circuits, Vol. 24, No. 5 (Oct 1989), pp. 1170-1175.						
	219.	Martino, William L. Jr.; Moench, Jerry Chip Back-Bias Generator for MOS Dy Vol. SC-15, No. 5 (Oct 1980), pp. 820-	ynamic						
	220.	Intel iAPX43202 VLSI Interface Proces Rev. A (Intel, 1981).	Intel iAPX43202 VLSI Interface Processor Data Sheet, Intel Publication Number 171874-001						
	221.	64-K DRAM with 35 ns Static Column	Baba, Fumio, Mochizuki, Hirohiko; Yabu, Takashi; Shirai, Kazunari; Miyasaka, Kiyoshi," A 64-K DRAM with 35 ns Static Column Operation," IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 5, (Oct 1983), pp. 447-451.						
EXAMII	NER	SIGNATURE		DATE CONSIDERED					
	*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.						ough		

Substitute for form 1449/PTO			Application Number	10/716,595	•	
IAII	-OP	MATION DISCLOSURE	Filing Date	November 20, 2003		
		MENT BY APPLICANT	First Named Inventor	Michael Farmwald		
31		as many sheets as necessary)	Art Unit	2827		
	1000	as many sinces as necessary	Examiner Name	Tan Nguyen		
Sheet	1	4 of 18	Attorney Docket Number	57941.000062		
		OTHER DOCUMENTS - NON	-PATENT LITERATURE	DOÇUMENTS		
*Examiner	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published				ATION
	222.	Miyamoto, Hiroshi; Yamagata, Tadato; Michihiro, "Improved Address Buffers, Test Mode in a 4-Mb Dram," IEEE Jour pp. 525-574.	TTL Input Current Reduction	n, and Hidden Refresh		
	223.	Ahlquist, C. Norman; Breivogel, Joseph R.; Koo, James T.; McCollum, John L.; Oldham, William g.; Renninger, Alan L., "A 16 384-Bit Dynamic Ram," IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 5 (Oct 1976), pp. 570-573.				
	224.	Takashima, Daisaburo; Watanabe, Shigeyoshi; Fuse, Tsuneaki; Sunouchi, Kazumasa; Hara, Takahiko, "Low-Power On-Chip Supply Voltage Converstion Scheme for Ultrahigh-Density DRAM's," IEEE Journal of Solid-State Circuits, Vol. 28, No. 4 (April 1993), pp. 504-509.				
	225.	Natori, Kenji; Ogura, Mitsugi; Iwai, Hiroshi; Maeguchi, Kenji; Taguchi, Shinji, "A 64 kbit MOS Dynamic Random Access Memory," IEEE Journal of Solid-State Circuits, Vol. SC-14, No. 2 (April 1979), pp. 482-485				
	226.	Kalter, Howard L.; Coppens, Pierre D.; Ellis, Wayne F.; Fifield, John A; Kokoszka, Daryl J.; Leausure, Terry L.; Miller, Christopher P.; Nguyen, Quan; Papritz, Ronald E.; Patton, Charles S.; Poplawski, J. Michael; Tomashot, Steven W.; Van Der Hoeven, Willem B., "An Experimental 80-ns 1-Mbit DRAM with Fast Page Operation," IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 5 (Oct 1985), pp. 914-923				
	227.	Kawahara, Takayuki; Kawajiri, Yoshik Goro; Kure, Tokuo; Aoki, Masakazu, " File Applications," IEEE Journal of Solic	A Charge Recycle Refresh fo	or Gb-Scale DRAM's in		
	228.	Kushiyama, Natsuki; Watanabe, Yohi; Yousei; Furuyama, Tohru, "A 12-MHz IEEE Journal of Solid-State Circuits, Vo	Data Cycle 4-Mb DRAM wi	th Pipeline Operation,"		
	229.	Miyamoto, Hiroshi; Yamagata, Tadato; Mori, Shigeru; Kobayashi, Toshifumi; Satoh, Shin-Ichi; Yamada, Michihiro, "A Fast 256K x4 CMOS DRAM with a Distributed Sense and Unique Restore Circuit," IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 5 (Oct 1987), pp. 861-867.				
	230.	Fuji, Syuso; Natori, Kenji; Furuyama, Tohru; Daito, Shozo; Toda, Haruki; Tanaka, Takeshi; Ozawa, Osamu, "A Low-Power Sub 100 ns 256K Bit Dynamic RAM," IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 5 (Oct 1983), pp. 441-446.				
EXAMII	NER SI	GNATURE	DATE CONSIDERED			_
	*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.					

Substitute for form 1449/PTO			Application Number	10/716,595			
IAII		DIVATION DISCLOSURE	Filing Date	November 20, 2003			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			First Named Inventor	Michael Farmwald			
31			Art Unit	2827			
	(US	se as many sheets as necessany)	Examiner Name	Tan Nguyen			
Sheet		15 of 18	Attorney Docket Number	57941.000062			
OTHER DOCUMENTS - NON-PATENT LITERATURE DOCUMENTS							
*Examiner	Cite	Include name of the author (in CAPITAL	LETTERS), title of the article (when a symposium, catalog, etc.), date, page	ppropriate), title of the	TRANSLATION		
Initials	No.	item (book, magazine, journai, senai, number(s), publishe	, symposium, catalog, etc.), date, page er, city and/or country where published	9(5), Volume-issue	YES	NO	
	231.	Hussein I.; Terman, Lewis M.; Franch,	Lu, Nicky C.C.; Chao, Hu H.; Hwang, Wei; Henkels, Walter H.; Rajeevakumar, T.V.; Hanafi, Hussein I.; Terman, Lewis M.; Franch, Robert L., "A 20-ns 128-kbit X 4 High-Speed DRAM with 330-Mbit/s Data Rate," IEEE Journal of Solid-State Circuits, Vol. 23, No. 5 (Oct 1988), pp. 1140-1149.				
	232.	P1596: SCI, A Scalable Coherent Interface Bus Specification Components (Nov 18, 1988).					
	233.		Choi, et al., "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate", 1993 Symposium on VLSI Circuits, Digest of Technical Papers, pg. 65-66, 1993.				
	234.	Ebel, et al., ""A 4096-Bit High-Speed Access Memory" IEEE Journal of S October 1976.	Ebel, et al., "A 4096-Bit High-Speed Emitter-Coupled-Logic (ECL) Compatible Random-Access Memory" IEEE Journal of Solid-State Circuits, Vol. SC-10, No.5, pg. 262-267, October 1976.				
	235.	Fujiwara, et al., "A200MHz 16Mbit S Symposium on VLSI Circuits Digest of					
	236.	Hatakeyama, et al., "TP 4.5: A256Mb S ISSCC Digest of Technical Papers, Fe		rolled Digital DLL, IEEE			
	237.		Intel, "refers to: iAPX432 IP Datasheet, iAPX432 GDP Datasheet, iAPX432 Manual, IAPX432 Specification (BIU), iAPX432 Specification (MCU)", 1981-1983.				
	238.	Intel, "Intel iAPX432 Interconnect Architecture Reference Manual", Intel Publication No. 172487-001, December 1982.					
	239	IBM, "Range Check of an Address Counter", IBM Technical Disclosure Bulletin, pg. 2136-2137, December 1973.					
EXAMI	NER	SIGNATURE	DATE CONSIDERED				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line to citation if not in conformance and not considered. Include copy of this form with next communication to applicant.						ough	

Substitu	ite for	form 1449/PTO	Application Number	10/716,595			
INII	-01	DMATION DISCLOSURE	Filing Date	November 20, 2003			
		RMATION DISCLOSURE	First Named Inventor	Michael Farmwald			
31		EMENT BY APPLICANT	Art Unit	2827			
	(U	se as many sheets as necessary)	Examiner Name	Tan Nguyen			
Sheet		16 of 18	Attorney Docket Number	57941.000062	-		
		OTHER DOCUMENTS - NON	-PATENT LITERATURE	DOCUMENTS			
Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue					TRANSLATION		
Initials	No.		number(s), publisher, city and/or country where published			NO	
	240.	"IEEE Standard for a Simple 32-Bit Backplane Bus", ANSI/IEEE Std., pg February 24, 1988.					
	241.		"IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology", IEEE Std., pg. 1596.4-1996, September 15, 1996.				
	242.	"IEEE Standard for scalable Coherent Interface (SCI)", IEEE Std. 1596-1992, August 2, 1993.					
	243.	"Double Data Rate (DDR) SDRAM 9	"Double Data Rate (DDR) SDRAM Specification", JEDEC Standard-JESD79D, January 2004.				
	244.		Llewellyn, et al., "WAM 1.1: A33Mb/s Data Synchronizing Phase-Locked-Loop Circuit", IEEE ISSCC Digest of Technical Papers, 1988, pg. 12-13, 276-277, February 17, 1988.				
	245.	Lu, et al., "A Novel CMOS Impleme Journal of Solid-State Circuits, Vol. 25,					
	246.	BI '	MacDonald, et al., "FAM 16.2: 200Mb Wafer Memory", IEEE IssCC, Digest of Technical Papers, 1989, pg. 240-241, 350, February 17, 1989.				
	247.		McGeady, "The i960CA SuperScalar Implementation of the 80960 Architecture", 1990 COMPCON Proceedings, pg. 232-240, 1990.				
	248.	Thorson, et al., "ECL Bus Controller Hits 266 Mbytes/s", Microprocessor Report, Vol. 4, No. 1, pg. 12-14, January 24, 1990.					
EXAMI	NER	SIGNATURE	DATE CONSIDERED				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line						ough	

Substitute for form 1449/PTO			Application Number	10/716,595			
	-01		Filing Date	November 20, 2003			
		RMATION DISCLOSURE	First Named Inventor	Michael Farmwald			
51		EMENT BY APPLICANT	Art Unit	2827			
	(US	e as many sheets as necessary)	Examiner Name	Tan Nguyen	_		
Sheet		17 of 18	Attorney Docket Number	57941.000062			
OTHER DOCUMENTS - NON-PATENT LITERATURE DOCUMENTS							
Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue					TRANSLATION		
Initials	No.	number(s), publishe	er, city and/or country where published		YES	NO	
	249.	Nitta, et al., "SP 23.5: 1.6 GB/s Data-Rate 1 Gb Synchronous DRAM with Hierarchical Square-Shaped Memory Block and Distributed Bank Architecture", IEEE ISSCC Digest of Technical Papers, pg. 376-377, 477, February 10, 1996.					
	250.		Pelgrom, et al., "A 32-kbit Variable-Length Shift Register for Digital Audio Application", IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 3, pg. 415-422, June 1987.				
	251.	Rau, et al., "The Cydra 5 Departmental Supercomputer Design Philosophies, Decisions, and Trade-offs", IEEE Computer, pg. 12-35, January 1989.					
	252.		Saeki, et al., "SP 23.4: A 2.5 ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay", IEEE ISSCC Digest of Technical Papers, pg. 374-375, 476, February 10, 1996.				
	253.	UNISYS, "UNISYS Configurable DRAM 16, 1988.	M Proposal", JEDEC 42.3 Meet	ing Minutes, December			
	254.	Bakka, et al., "SCI: Logical Level Propo	osals - Working Paper", Januai	y 6, 1989.			
	255.	Kristiansen, et al., "Scalable Coherent	Interface, February 1989.				
	256.	Watanabe, et al., "A New CR-Delay Circuit Technology for High-Density and High-Speed DRAM's", IEEE Journal of Solid-State Circuits, Vol. 24, No. 4, pg. 905-910, August 1989.					
	257.	Yoo, et al., "A 150 MHZ 8-Bank 256M Synchronous DRAM with Wave Pipelining Methods", IEEE ISSCC Digest of Technical Papers, pg. 250-251, 374, February 17, 1995.					
EXAMI	NER	SIGNATURE	DATE CONSIDERED				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line th citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

Substitute for form 1449/PTO			m 1449/PTO	Application Number	10/716,595		
INFORMATION DISCLOSURE				Filing Date	November 20, 2003		
				First Named Inventor	Michael Farmwald		
51			MENT BY APPLICANT	Art Unit	2827		
	(U	se i	as many sheets as necessary)	Examiner Name	Tan Nguyen	_	
Sheet		18	3 of 18	Attorney Docket Number	57941.000062		
			OTHER DOCUMENTS - NON	-PATENT LITERATURE	DOCUMENTS		
*Examiner Initials No. Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue						TRANSLATION	
limas	ļ	$\dashv$		er, city and/or country where published	_	YES	NO
	258. European Search Report dated March 23, 2006 for European Patent No. 1 640 8 published May 31, 2006.				atent No. 1 640 847,		
				, , , , , , , , , , , , , , , , , , , ,			
				· · · · · · · · · · · · · · · · · · ·			
			,	, W			
EXAMI	NER	SIC	GNATURE	DATE CONSIDERED			
			nitial if reference considered, whether or			ine thro	ough